Design of a 1553B IP core based on ASIC technology
-
摘要: 针对卫星轻小型化的应用需求和现有1553B总线接口设计存在缺陷的问题,提出一种面向航天器综合电子的1553B总线协议ASIC芯片设计方案,并介绍了自主研发的1553B协议IP核设计. 1553B IP核采用自顶向下的设计方法,使用Verilog硬件设计语言进行编程,实现了1553B总线中的总线控制器BC和远程终端RT功能. 分别从1553B IP核总体框架、BC/RT共享模块、BC功能模块和RT功能模块详细介绍了IP核的设计.1553B IP核设计完成模块仿真验证、ASIC芯片系统仿真验证和FPGA验证,通过DDC的1553B板卡对设计进行验证,误码率小于10-9. 实验结果表明,本IP核设计具有可靠性高、可移植性强、资源占用少、实时性好的特点.
-
关键词:
- MIL-STD-1553B总线 /
- IP核 /
- ASIC芯片 /
- 综合电子 /
- 卫星数据管理系统
Abstract: It is a problem to miniaturize space avionics when we use traditional 1553B bus interface chips. To solve this problem, design of an ASIC chip for spacecraft integrated avionics is proposed. The design of a 1553B IP core with independent intellectual property in this chip is described in detail. The 1553B IP core includes the bus controller module, the remote terminal module, the Manchester decode and encode module, the shared RAM, the RAM arbitration module, the AXI bus slave interface module, the channel select module and the timer module. Each module is introduced. The top-down designing method is used and the program is described by Verilog hardware description language. The 1553B IP core design is tested and verified by the functional simulation, the ASIC system simulation and FPGA test. DDC's 1553B test board is used to test the IP core. The test results indicate that the 1553B IP core design is reasonable. The design of 1553B IP core has good performance in reliability, portability, real-time and less resource occupancy.-
Key words:
- MIL-STD-1553B /
- IP core /
- ASIC chip /
- Spacecraft integrated avionics /
- Onboard data handling
-
[1] Luo Zhiqiang. Avionics Integrated Systems[M]. Beijing: Beihang University Press, 1990:3-10. In Chinese (罗志强. 航空电子 综合化系统[M]. 北京: 北京航空航天大学出版社, 1990:3-10) [2] Zhao Yueqin. Design of the embedded 1553B terminal based on the BU-61580[J]. Aero Weaponry, 2004(04):28-31. In Chinese (赵月琴. 基于BU-61580的嵌入式1553B终端设计[J]. 航空兵器, 2004(04):28-31) [3] Zhou Yuanlin, Wu Zhong, Chou Wusheng. Design of 1553B bus interface based on BU-61580[J]. Comput. Eng. appl., 2010, 46(35):65-68. In Chinese (周远林, 吴忠, 丑武胜. 基于BU-61580 的1553B总线接口设计[J]. 计算机工程与应用, 2010, 46(35):65-68) [4] Qu Xinchun, Jiang Zhixiang. Design of 1553B IP core based on SOPC[J]. Comput. Eng. Design, 2007(19):4708-4712. In Chinese (曲新春, 蒋志翔. 基于SOPC的1553B IP核的设计[J]. 计算机工 程与设计, 2007(19):4708-3712) [5] Xie Yan. Design and Implementation of 1553B Remote Terminal IP Core Based on FPGA[D]. Beijing: University of Chinese Academy of Sciences, 2011. In Chinese (解彦. 基于FPGA的1553B远置终端IP核的 设计与实现[D]. 北京: 中国科学院大学, 2011) [6] Zhang Weigong, Duan Qingya, Wang Jianfeng, et al. The method and study of SOC for managing system of spacecraft bus[J]. J. Astron., 2005(03):373-376. In Chinese (张伟功, 段青亚, 王 剑峰, 等. 航天器总线管理系统的SOC设计与研究[J]. 宇航学报, 2005(03):373-376) [7] Caffrey R, Cuviello M. A standard spacecraft data system on a chip: NASA Goddard Space Flight Center's Essential Services Node (ESN)[C]//IEEE Aerospace Conference. Snowmass, Aspen: Institute of Electrical and Electronics Engineers, 1997:505-521 [8] SBS Technologies Inc. An Interpretation of MIL-STD-1553B[S], 2001 [9] DDC ACE/Mini-ACE series BC/RT/MT Advanced Communication Engine Integrated 1553 Terminal User's Guide[M]. New York: Data Device Corp, 1999 [10] Cosgrove M A. Using a system-level bit-error-rate model to predict on-orbit performance[J]. IEEE Trans. Nucl. Sci., 2003, 50(6):2352-2357 [11] NASA. Compact, Low-Overhead, MIL-STD-1553B Controller[R], GSC-15491-1. Greenbelt: NASA Goddard Space Flight Center, 2009 [12] Space Strategic Planning Group, Chinese Academy of Sciences. Space Science and Technology in China: A Roadmap to 2050[M]. Beijing: Science Publishing Company, 2009: 67-70. In Chinese (中国科学院空间领域战 略研究组. 中国至2050年空间科技发展路线图[M]. 北京: 科学出版社, 2009:67-70) [13] Bracknell D R. The MIL-STD-1553B data bus: What does the future hold[J]. Aeron. J., 2007, 111(1118):759-766
点击查看大图
计量
- 文章访问数: 1887
- HTML全文浏览量: 44
- PDF下载量: 2078
- 被引次数: 0