Volume 43 Issue 1
Jan.  2023
Turn off MathJax
Article Contents
SONG Jingxing, ZHU Yan, RAO Jianing, AN Junshe. Design and Implement of High-speed Receiving Cache System of the Satellite (in Chinese). Chinese Journal of Space Science, 2023, 43(1): 174-182 doi: 10.11728/cjss2023.01.220112005
Citation: SONG Jingxing, ZHU Yan, RAO Jianing, AN Junshe. Design and Implement of High-speed Receiving Cache System of the Satellite (in Chinese). Chinese Journal of Space Science, 2023, 43(1): 174-182 doi: 10.11728/cjss2023.01.220112005

Design and Implement of High-speed Receiving Cache System of the Satellite

doi: 10.11728/cjss2023.01.220112005 cstr: 32142.14.cjss2023.01.220112005
  • Received Date: 2022-01-11
  • Accepted Date: 2022-06-15
  • Rev Recd Date: 2022-11-03
  • Available Online: 2023-02-04
  • Recently with the development of space technology, the explosive growth of remote sensing satellite image data and the demand for multi-mode operation of a remote sensing satellite camera, have produced the differential processing of different data. At the same time, it also has brought great challenges for inter-satellite data processing. The purpose of this research is to solve the problems of inter-satellite data processing, such as gigabits per second high-speed data transceiver, datas storage, file cache and so on. This study investigates the development of remote sensing satellite data processing, analyzes the transmission principle of SerDes, and formulates the operation strategy of documented class of high-speed cache. Based on hardware design and software development, the project of high-speed space-borne data processing unit with 3.2 bit·s–1 level and 64 data documents is completed. The test results show that based on SSLLP (Satellite Serial Link Layer Protocol), the high-speed serial data reception is correct and the cache strategy is effective. Most important of all, the system is efficient and reliable. This design has been applied to some on-orbit model missions, providing a reference to the design of high-speed receiving cache system of the satellite.

     

  • loading
  • [1]
    方忆平, 柏芸. 通信导航遥感卫星应用实践与思考[J]. 国防科技工业, 2021(3): 52-55

    FANG Yiping, BO Yun. Application practice and thinking of communication navigation remote sensing satellite[J]. Defence Science & Technology Industry, 2021(3): 52-55
    [2]
    梁晓珩, 梁秀娟, 柯蓓. 我国遥感卫星系统发展进阶路径探讨[J]. 航天器环境工程, 2021, 38(1): 100-105 doi: 10.12126/see.2021.01.016

    LIANG Xiaoheng, LIANG Xiujuan, KE Bei. The development path of romote sensing satellite system in China[J]. Spacecraft Environment Engineering, 2021, 38(1): 100-105 doi: 10.12126/see.2021.01.016
    [3]
    张庆君. 高分三号卫星总体设计与关键技术[J]. 测绘学报, 2017, 46(3): 269-277 doi: 10.11947/j.AGCS.2017.20170049

    ZHANG Qingjun. System design and key technologies of the GF-3 satellite[J]. Acta Geodaetica et Cartographica Sinica, 2017, 46(3): 269-277 doi: 10.11947/j.AGCS.2017.20170049
    [4]
    王连国, 朱岩, 沈卫华, 等. 暗物质粒子探测卫星的集中式载荷管理系统[J]. 空间科学学报, 2018, 38(4): 567-574 doi: 10.11728/cjss2018.04.567

    WANG Lianguo, ZHU Yan, SHEN Weihua, et al. Centralized payload management system for dark matter particle explorer satellite[J]. Chinese Journal of Space Science, 2018, 38(4): 567-574 doi: 10.11728/cjss2018.04.567
    [5]
    孙允珠, 蒋光伟, 李云端, 等. 高分五号卫星方案设计与技术特点[J]. 上海航天, 2019, 36(S2): 1-13 doi: 10.19328/j.cnki.1006-1630.2019.S.001

    SUN Yunzhu, JIANG Guangwei, LI Yundun, et al. GF-5 satellite system design and technological characteristics[J]. Aerospace Shanghai, 2019, 36(S2): 1-13 doi: 10.19328/j.cnki.1006-1630.2019.S.001
    [6]
    刘辉, 姜通, 郭强, 等. 高分五号卫星高效高速数据传输技术研究[J]. 上海航天, 2019, 36(S2): 30-36 doi: 10.19328/j.cnki.1006-1630.2019.S.005

    LIU Hui, JIANG Tong, GUO Qiang, et al. Research on efficient high-speed data transmission technology for GF-5 satellite[J]. Aerospace Shanghai, 2019, 36(S2): 30-36 doi: 10.19328/j.cnki.1006-1630.2019.S.005
    [7]
    郑小松, 李立, 张雨, 等. 高分七号卫星数据处理与传输分系统设计与验证[J]. 航天器工程, 2020, 29(3): 74-81 doi: 10.3969/j.issn.1673-8748.2020.03.012

    ZHENG Xiaosong, LI Li, ZHANG Yu, et al. Design and verification of data processing and transmission subsystem on GF-7 satellite[J]. Spacecraft Engineering, 2020, 29(3): 74-81 doi: 10.3969/j.issn.1673-8748.2020.03.012
    [8]
    庾志衡, 叶俊明, 邓迪文. 基于FPGA与DDR2 SDRAM的大容量异步FIFO缓存设计[J]. 微型机与应用, 2011, 30(4): 34-36,40

    YU Zhiheng, YE Junming, DENG Diwen. A design of high speed and deep asynchronous FIFO based on FPGA and DDR2 SDRAM[J]. Microcomputer & Its Applications, 2011, 30(4): 34-36,40
    [9]
    韩笑, 闫永立, 李勇彬, 等. 基于FPGA的DDR2_SDRAM控制器用户接口设计[J]. 电子设计工程, 2021, 29(1): 168-171,176 doi: 10.14022/j.issn1674-6236.2021.01.035

    HAN Xiao, YAN Yongli, LI Yongbin, et al. The design of DDR2-SDRAM controller user interface based on FPGA[J]. Electronic Design Engineering, 2021, 29(1): 168-171,176 doi: 10.14022/j.issn1674-6236.2021.01.035
    [10]
    张媚, 杜辉, 关晖, 等. 基于TLK2711的遥感卫星高速串行载荷数据接口设计[J]. 航天器工程, 2015, 24(6): 13-19 doi: 10.3969/j.issn.1673-8748.2015.06.003

    ZHANG Mei, DU Hui, GUAN Hui, et al. Design of satellite high-speed serial data interface based on TLK2711[J]. Spacecraft Engineering, 2015, 24(6): 13-19 doi: 10.3969/j.issn.1673-8748.2015.06.003
    [11]
    吕文强, 施睿, 任勇峰, 等. 基于DDR2 SDRAM的高速数据缓存技术研究[J]. 电子测量技术, 2020, 43(18): 6-10

    LÜ Wenqiang, SHI Rui, REN Yongfeng, et al. Research on high speed data cache technology based on DDR2 SDRAM[J]. Electronic Measurement Technology, 2020, 43(18): 6-10
    [12]
    Texas Instruments Incorporated. Tlk2711-SP 1.6-Gbps To 2.5-Gbps Class V Transceiver[Z]. Texas: Texas Instruments Incorporated, 2012
    [13]
    沈竞宇. 基于SerDes芯片8 b/10 b编解码电路的设计及验证[D]. 成都: 电子科技大学, 2011

    SHEN Jingyu. Design and Verification of 8 b/10 b Code Circuit Based on SerDes Chip[D]. Chengdu: University of Electronic Science and Technology of China, 2011
    [14]
    余达, 刘金国, 徐东, 等. 多路基于TLK2711高速串行图像数据的传输系统[J]. 液晶与显示, 2017, 32(10): 815-821 doi: 10.3788/YJYXS20173210.0815

    YU Da, LIU Jinguo, XU Dong, et al. Design of multi channel high-speed serial image data transmission system based on TLK2711[J]. Chinese Journal of Liquid Crystals and Displays, 2017, 32(10): 815-821 doi: 10.3788/YJYXS20173210.0815
    [15]
    杜旭, 于洋, 黄建. 基于FPGA的高速串行传输接口的设计与实现[J]. 计算机工程与应用, 2007, 43(12): 94-96 doi: 10.3321/j.issn:1002-8331.2007.12.032

    DU Xu, YU Yang, HUANG Jian. Design and implementation of high-speed serial transmission interface based on FPGA[J]. Computer Engineering and Applications, 2007, 43(12): 94-96 doi: 10.3321/j.issn:1002-8331.2007.12.032
  • 加载中

Catalog

    通讯作者: 陈斌, bchen63@163.com
    • 1. 

      沈阳化工大学材料科学与工程学院 沈阳 110142

    1. 本站搜索
    2. 百度学术搜索
    3. 万方数据库搜索
    4. CNKI搜索

    Figures(12)  / Tables(1)

    Article Metrics

    Article Views(545) PDF Downloads(50) Cited by()
    Proportional views
    Related

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return